The following figure shows the sharable resource connections from the MIPI D-PHY TX core with shared logic included (DPHY_TX_MASTER) to the instance of another MIPI D-PHY TX core without shared logic (DPHY_TX_SLAVE).
Figure 1. Shared Logic Example for 7 Series FPGAs MIPI D-PHY TX Core
