This appendix provides guidelines and recommendations to implement multiple D-PHY interfaces on supported AMD devices.
For more information on pin and bank rules, see the Advanced I/O Wizard LogiCORE IP Product Guide (PG320).
Important: Pin swap functionality between P/N is not supported
for any DPHY Lane.