The MIPI D-PHY core register space is shown in the following table. This register interface is optional and allows you to access the general interconnect states. It also provides control to program protocol timing parameters, such as INIT, and the protocol watchdog timers.
Important: This memory space
must be aligned to an AXI 32-bit word boundary.