The UltraScale+ Devices Integrated Block PCIe core comes with three debug options integrated with in the core:
- JTAG debugger
- Insystem IBERT and Descrambler mode (for Gen3 Link Speeds)
- Descrambler mode
These options are available in the Vivado IP customization page. See AMD Answer Record 68134 for detailed description of these debug options.