The following figure shows the top level block diagram. In the video path is a video test pattern generator and an AXI4-Stream to Video Out core. Furthermore, a processor is controlling the IPs, and a memory interconnect with MIG are interfacing with external DDR.
Figure 1. Top-level Full Fledged Video Processing Design
