The Processor Subsystem (PS)-based example design builds a demonstration system implementing a bit error rate (BER) tester, including the capability to measure throughput and latency. An example processor application is also generated, and (optionally) compiled, which sets up and controls the BER test and demonstrates how to configure the SD-FEC IP core using the low-level bare-metal driver.