For details about synthesis and implementation, see the Vivado Design Suite User Guide: Designing with IP (UG896).
The AXI VIP core is a verification IP set to synthesize as wires. The
axi_protocol_checker contained in the AXI VIP is for simulation only
and does not synthesize. There is no implementation for the AXI VIP.