Functions - 1.0 English

MicroBlaze Triple Modular Redundancy (TMR) Subsystem (PG268)

Document ID
PG268
Release Date
2022-04-28
Version
1.0 English

The finished system-level design example has a Triple Modular Redundancy (TMR) MicroBlaze subsystem in the hierarchical sub-block tmr_0. This sub-block contains the triplicated sub-blocks MB1, MB2, and MB3. It also contains the TMR SEM, providing access to Soft Error Mitigation for configuration bit scrubbing, and the voter for the UART output. Each triplicated sub-block contains the TMR Manager, a MicroBlaze processor with local memory, an I/O Module, and the necessary TMR Comparators for fault detection.

This Figure shows the functional block diagram of the system-level design example. Only one of the three identical triplicated blocks is expanded, to simplify the diagram.

The example design has the ports:

Clock

Reset

UART

pg268-example-design00053.jpg

Figure 5-1: Example Design Functional Block Diagram

X-Ref Target - Figure 5-1

inset_000055.png