On-chip PLL Clock Forwarding (Gen 3/DFE) - 2.6 English

The sampling clock generated by the on-chip PLL is forwarded in the RF-DAC and RF-ADC groups, respectively. Clock source has to be selected as Tile 1 or Tile 2.

Figure 1. On-chip PLL Clock Forwarding