apb_slv_erroris not used.
There is one port per stack to indicate the end of initial configuration
sequence through the internal APB master. This port is
Stack-0 APB interface and
apb_complete_1 for Stack-1 APB interface. You
need to monitor these ports and wait until they sample high before starting any transaction
on the AXI3 interface.