This register is available only when AXI4-Stream is selected. Table 2-31: AXI4S_VID_OUT_STS Register Bit Mapping Bits Name Access Default Value Description 31:0 AXI4S_VID_OUT_STS RO 0 Status[31:0] from AXI4-Stream to Video Out core