• Verify first pixel data is data on input native video interface is appearing on AXI4 Video interface by monitoring m_axis_video_tdata [63:0] data bus along with control signals such as m_axis_video_tvalid and m_axis_video_tready .
• Make sure that underflow and overflow outputs are not asserted. If asserted, verify the clock connections and along with expected frequencies.