VDM_MESSAGE_READ (0x0A4) - 5.0 English

QDMA Subsystem for PCI Express Product Guide (PG302)

Document ID
PG302
Release Date
2023-10-18
Version
5.0 English
Table 1. VDM Message Read (0x0A4)
Bit Default Access Type Description
[31:0]   RO VDM message read

Vendor Defined Message (VDM) messages, st_rx_msg_data, are stored in FIFO in the example design. A read to this register (0x0A4) will pop out one 32-bit message at a time.