The following features of the standard are not supported in the core:
-
The IP core is not supported for AXI4-Lite.
- In some modes, payload propagation between the SI and MI is not pipelined. That includes combinatorially generating parity on the data channels on-the-fly. If any pipelining is required to close timing, register slices should be connected to the SI or MI as needed.