When implementing the example design, the non-synthesisable AXI traffic generator and AXI performance monitor are replaced with a JTAG AXI IP connected to the RAMA IP (through an AXI width converter) to prevent optimization of the unconnected AXI port on RAMA.