The example design does not currently support:
- Simulation with Xilinx simulator (due to HBM model limitation).
- Evaluation of the RAMA IP on a Xilinx board.
- Behavioral simulations using Verilog simulation models are supported. Netlist (post-synthesis and post-implementation) simulations are not supported.