The integrated DDRMC can also be configured as two independent DDR interfaces of 16 or 32 data bits each. This section describes the Non-Flipped 2x16 LPDDR4/4X interface.
Nibble utilization for 2x16 interface using a x32 component in the non-flipped configuration is shown in the following figure. DQ indicates data nibbles, AC indicates Address/Command/Control nibbles, sys_clk indicates a nibble comprising the System Clock pair, RESET_n, and ALERT_n signals. Refer to Clocking for System Clock details.