DRAM-to-DB Read Delay (MRD) Cycle Training - 1.0 English

Versal ACAP Programmable Network on Chip and Integrated Memory Controller LogiCORE IP Product Guide (PG313)

Document ID
PG313
Release Date
2022-12-14
Version
1.0 English

This training finds the correct cycle to maintain the set Read Latency value at the data buffer. In this training mode, the host pre-programs the data buffer MPR registers with the expected pattern and issues read commands. The data buffer compares the read data with the expected data and feeds back the result on the DQ bus. Calibration picks the correct cycle based on the result of the comparison.