This chapter contains information about the provided test bench in the Vivado® Design Suite. The Virtex UltraScale+ FPGAs GTM transceivers Wizard IP core includes a simple self-checking test bench module that provides basic stimulus to the example design and interacts with its link status interface to check for data integrity across all enabled transceiver duals.