In
Vivado®
design tools, the open_example_project [get_ips <component_name>] parameter in tcl console
invokes a separate example design project where it creates <component_name>_exdes as top module for synthesis and <component_name>_tb as top module for simulation. You can run
implementation or simulation of the example design from example project.