This register allows interrupts to be enabled selectively. Currently, two interrupt sources are available; ap_done and ap_ready. ap_done is triggered after the frame processing is complete, while ap_ready is triggered after the core is ready to start processing the next frame.