The output registers are controlled by the regcea/regceb
pins; the data output from the core can be controlled
independent of the flow of data through the rest of the core. When using the regce
pin, the last output register operates independent of
the en
signal.