The following figure illustrates the functional implementation of a FIFO
configured with a common clock using block RAM, UltraRAM, or Distributed RAM for memory.
All signals are synchronous to a single clock input (wr_clk). This design implements counters for Write and Read pointers and
logic for calculating the status flags.
Figure 1. Functional Implementation of a Common Clock FIFO
