The FIFO must be reset after the FPGA is configured and before operation
begins. A synchronous reset pin (rst) is synchronous to
wr_clk that clears the internal counters and output
registers. The FIFO provides wr_rst_busy and rd_rst_busy output signals to indicate if the FIFO is ready for
write or read operations.