The Embedded FIFO Generator must be reset after the
FPGA is configured and before operation begins. A reset pin (rst) is
available to clear the internal counters and output registers.
The generated FIFO core is initialized after reset to a known state. For details about reset values and behavior, see Resets.