Versal Adaptive SoC Transceivers Wizard LogiCORE IP Product Guide (PG331) - 1.1 English

Document ID: PG331
Release Date: 2023-05-22
Version: 1.1 English

Introduction
Features
IP Facts
Overview
Navigating Content by Design Process
Licensing and Ordering
Product Specification
Reset Controller Helper Block
Reset State Machines
Reset Sequencing and Other Services
Design Flow Steps
Customizing and Generating the Core
IP Integrator (IPI) Design Entry for Custom IP
Block Automation Flow
Versal Adaptive SoC Transceivers Wizard
Main GUI Configuration Tab
Sub GUI Configuration Tab
GT Quad Sharing Multiple Bridge IPs
GT Reference Clock Summary and Optimization
AMD IP - GT Quad Integration
AMD IP and Custom IP Sharing the GT Quad
General Guidelines for GT Quad Users in IP Integrator
Changing Advanced Receiver Settings
Serial I/O Debugging
Synthesizing and Implementing the Design
Example Design
Limitations of the Example Design
Simulating the Example Design
gpio_enable Port Usage
Debugging
Finding Help with AMD Adaptive Computing Solutions
Documentation
Answer Records
Master Answer Record for the Versal Adaptive SoC Transceivers Wizard
Technical Support
Debug Tools
Vivado Design Suite Debug Feature
Additional Resources and Legal Notices
Finding Additional Documentation
Support Resources
References
Revision History
Please Read: Important Legal Notices

Back to home page