Example Design - 1.0 English

Versal ACAP Soft ECC Proxy v1.0 LogiCORE IP Product Guide (PG337)

Document ID
Release Date
1.0 English

The following figure shows the example design for the Soft ECC Proxy LogiCORE IP.

Figure 1. Core Example Design

The example design contains the following:

• An instance of the Soft ECC Proxy LogiCORE IP. During simulation, the Soft ECC Proxy core is instantiated as a black box and replaced during implementation with the structural netlist model generated by the Vivado® IP Catalog IP customizer for timing simulation or a behavioral model for the functional simulation.

• Global clock buffers for top-level port clock signals.