The customization provides an option to enable PCIe® Link Debug. Enabling this option inserts a debug core inside the IP core that recognizes by the AMD Vivado™ Hardware Manager and provide PCIe specific debug information and view. The debug view provides information relating to the current link speed, current link width, and LTSSM state transitions, which can facilitate debug of PCIe link related issues.