QDMA Descriptor Credit Input Ports - 3.3 English

Versal Adaptive SoC CPM DMA and Bridge Mode for PCI Express Product Guide (PG347)

Document ID
Release Date
3.3 English
Table 1. QDMA Descriptor Credit Input Port Descriptions
Port Name I/O Description
dma<n>_dsc_crdt_in_valid I Valid. When asserted the user must be presenting valid data on the bus and maintain the bus values until both valid and ready are asserted on the same cycle.
dma<n>_dsc_crdt_in_rdy O Ready. Assertion of this signal indicates the DMA is ready to accept data from this bus.
dma<n>_dsc_crdt_in_dir I Indicates whether credits are for H2C or C2H descriptor ring.

0: H2C

1: C2H

dma<n>_dsc_crdt_in_fence I

If the fence bit is set, the credits are not coalesced, and the queue is guaranteed to generate a descriptor fetch before subsequent credit updates are processed. The fence bit should only be set for a queue that is enabled, and has both descriptors and credits available, otherwise a hang condition might occur.

dma<n>_dsc_crdt_in_qid [10:0] I The QID associated with the descriptor ring for the credits are being added.
dma<n>_dsc_crdt_in_crdt [15:0] I The number of descriptor credits that the user application is giving to QDMA to fetch descriptors from the host.