The default ATG configuration exercises predefined traffic instructions which are included in the mem_v1_2_tg_instr_bram.sv module. To move away from the default configuration and use the ATG for data error debug, use the provided VIO and ILA cores that are generated with the example design.