BUFGs and Clock Roots - 1.0 English
Versal Adaptive SoC Soft DDR4 SDRAM Memory Controller LogiCORE IP Product Guide (PG353)
Document ID
PG353
Release Date
2023-10-18
Version
1.0 English
BUFGs and clock roots must be located in one of the banks of the memory interface.