Depending on the number of ranks, ECC mode, and DRAM latency configuration, PHY
must be programmed to add latency on the DRAM command address bus. This provides
enough pipeline stages in the PHY programmable logic to close timing and to process
mcWrCAS
. Added command latency is generally needed at very low
CWL in single-rank configurations, or in multi-rank configurations. Enabling ECC
might also require adding command latency, but this depends on whether your
controller design (outside the PHY) depends on receiving the
wrDataEn
signal a system clock cycle early to allow for
generating ECC check bits.
The EXTRA_CMD_DELAY parameter is used to add one or two system clock cycles of
delay on the DRAM command/address path. The parameter does not delay the
mcWrCAS
or mcRdCAS
signals. This gives the PHY
more time from the assertion of mcWrCAS
or mcRdCAS
to generate XPHY control signals. To the PHY, an EXTRA_CMD_DELAY setting of one or
two is the same as having a higher CWL or AL setting.
The table shows the required EXTRA_CMD_DELAY setting for various configurations of CWL, CL, and AL.
DRAM Configuration | Required EXTRA_CMD_DELAY | |||
---|---|---|---|---|
DRAM CAS Write Latency CWL | DRAM CAS Latency CL | DRAM Additive Latency MR1[4:3] | Single-Rank without ECC | Single-Rank with ECC or Multi-Rank |
5 | 5 | 0 | 1 | 2 |
5 | 5 | 1 | 0 | 1 |
5 | 5 | 2 | 1 | 2 |
5 | 5 | 3 | 1 | 2 |
5 | 6 | 0 | 1 | 2 |
5 | 6 | 1 | 0 | 1 |
5 | 6 | 2 | 0 | 1 |
5 | 6 | 3 | 0 | 1 |
6 | 6 | 0 | 1 | 2 |
6 | 6 | 1 | 0 | 1 |
6 | 6 | 2 | 0 | 1 |
6 | 6 | 3 | 0 | 1 |
6 | 7 | 0 | 1 | 2 |
6 | 7 | 1 | 0 | 1 |
6 | 7 | 2 | 0 | 1 |
6 | 7 | 3 | 0 | 1 |
6 | 8 | 0 | 1 | 2 |
6 | 8 | 1 | 0 | 0 |
6 | 8 | 2 | 0 | 1 |
6 | 8 | 3 | 0 | 1 |
7 | 7 | 0 | 1 | 2 |
7 | 7 | 1 | 0 | 0 |
7 | 7 | 2 | 0 | 1 |
7 | 7 | 3 | 0 | 1 |
7 | 8 | 0 | 1 | 2 |
7 | 8 | 1 | 0 | 0 |
7 | 8 | 2 | 0 | 0 |
7 | 8 | 3 | 0 | 0 |
7 | 9 | 0 | 1 | 2 |
7 | 9 | 1 | 0 | 0 |
7 | 9 | 2 | 0 | 0 |
7 | 9 | 3 | 0 | 0 |
7 | 10 | 0 | 1 | 2 |
7 | 10 | 1 | 0 | 0 |
7 | 10 | 2 | 0 | 0 |
7 | 10 | 3 | 0 | 0 |
8 | 8 | 0 | 1 | 2 |
8 | 8 | 1 | 0 | 0 |
8 | 8 | 2 | 0 | 0 |
8 | 8 | 3 | 0 | 0 |
8 | 9 | 0 | 1 | 2 |
8 | 9 | 1 | 0 | 0 |
8 | 9 | 2 | 0 | 0 |
8 | 9 | 3 | 0 | 0 |
8 | 10 | 0 | 1 | 2 |
8 | 10 | 1 | 0 | 0 |
8 | 10 | 2 | 0 | 0 |
8 | 10 | 3 | 0 | 0 |
8 | 11 | 0 | 1 | 2 |
8 | 11 | 1 | 0 | 0 |
8 | 11 | 2 | 0 | 0 |
8 | 11 | 3 | 0 | 0 |
9 to 12 | X | 0 | 0 | 1 |
9 to 12 | X | 1, 2, or 3 | 0 | 0 |
≥ 13 | X | 0 | 0 | 0 |
≥ 13 | X | 1, 2, or 3 | 0 | 0 |