The PHY executes a JEDEC-compliant DDR4 initialization sequence after the completion of BISC. Each DDR4 SDRAM has a series of Mode registers accessed through Mode register set (MRS) commands. These Mode registers determine various SDRAM behaviors, such as burst length, read and write CAS latency, and additive latency. Memory IP designs do not issue a calibration failure during Memory Initialization.