BUFGs and Clock Roots - 1.0 English
Versal ACAP Soft RLDRAM 3 Memory Controller LogiCORE IP Product Guide (PG354)
Document ID
PG354
Release Date
2021-11-03
Version
1.0 English
BUFGs and clock roots must be located in one of the banks of the memory interface.