An asynchronous reset (sys_rst)
input is provided. This is an active-High reset and the sys_rst must
assert for a minimum pulse width of 5 ns. The sys_rst can be an
internal or external pin.
For more information on reset, see the Reset Sequence and Core Architecture sections.