The example design provides a synthesizable test bench to generate a fixed
simple data pattern to the Memory Controller. This test bench consists of an IP wrapper and an
example_tb that generates 100 writes and 100 reads.
The example design can be simulated using one of the methods in the following sections.