The user interface connects to a Versal ACAP user design to the RLDRAM 3 core to simplify interactions between the user design and the external memory device.
Note: IP design flow is not supported for RLDRAM 3 Memory IP core.
The user interface connects to a Versal ACAP user design to the RLDRAM 3 core to simplify interactions between the user design and the external memory device.