This section describes the
Xilinx®
Versal®
adaptive compute acceleration platform (ACAP)
Memory Interface Solutions core with an
overview of the modules and interfaces. The core is shown below.
Figure 1.
Versal ACAP Memory Interface
Solution Core
The user interface uses a simple protocol based entirely on SDR signals to make read and write requests. For more details describing this protocol, see the User Interface section.