- Memory mapped AXI4 configuration interfaces.
- Memory mapped AXI4 master interfaces.
- AXI4-Stream master and slave interfaces with configurable data widths of 32, 64, or 128 bits.
- Option to enable registered interfaces to enable fast streams.
- Automatic association of programmable logic (PL) stream clocks.