The core or subsystem interfaces are shown in the following figure. Figure 1. Core or Subsystem Ports