The aresetn input port is used as reset port
on the AXI interface by the AXI4 Debug Hub. This is an active-High, synchronous signal and
sampled with respect to aclk. The AXI side of logic is reset
when the AXI4 Debug Hub samples this as high on the rising edge of aclk.