The AXI Register Slice core connects one AXI memory-mapped master to one AXI memory-mapped slave through a set of pipeline registers, typically to break a critical timing path. Several configuration options are available to best suit the nature of the pathway being pipelined.