The Reset to every individual TG is generated from Simulation Clock and Reset Generator IP.
Figure 1. Reset Architecture Block Diagram
The Reset to every individual TG is generated from Simulation Clock and Reset Generator IP.