Clocking - 1.1 English

Advanced Encryption Standard (AES) Engine LogiCORE IP Product Guide (PG383)

Document ID
Release Date
1.1 English

This core runs on a single clock through the port named s_aclk. The core has been tested to meet timing at 250 MHz when measured at the IP level. Meeting the same frequency when the core is inserted into a system is subject to system-design, device congestion, and usage of timing best practices among other factors.