This core runs on a single clock through the port named s_aclk. The core has
been tested to meet timing at 250 MHz when measured at the IP level. Meeting the same
frequency when the core is inserted into a system is subject to system-design, device
congestion, and usage of timing best practices among other factors.