The core in Compression mode includes an active-Low synchronous reset signal, which is synchronous to s_aclk_250 clock. The input AXI-stream transactions should begin after 4 clock cycles, once the reset is de-asserted.
The core in Decompression mode includes an active-Low synchronous reset signal. There are no specific requirements for reset assertion of the core.