The ADC DAC Interface IP core requires at most two XPLLs per I/O bank used by the ADC DAC interface and BUFGs. These clocking components are used to create the proper clock frequencies and phase shifts necessary for the proper operation of the ADC DAC interface. There are two XPLLs per bank. The number of XPLLS instantiated depends on different conditions. These are given in the following sections.