This output denotes the serialized data of TX lanes. This output is valid only after TX_CLK_P, TX_CLK_N starts toggling. This port exists for differential IO-based designs only.
This output denotes the serialized data of TX lanes. This output is valid only after TX_CLK_P, TX_CLK_N starts toggling. This port exists for differential IO-based designs only.