The core is reset by the
active-High Rst input. This reset should be the same as that
used by the processor and the entire local memory.
The AXI interconnect can be reset by a different signal, but before any
transactions can be performed, the Rst input must be
deasserted.