The VDU core includes one Microcontroller Unit (MCU) subsystem that runs the MCU firmware and controls the decoder block. The decoder blocks use MCU to execute the firmware. The MCU has a 32-bit Reduced Instruction Set Computer (RISC) architecture capable of executing pipelined transactions. The MCU has internal instruction, data cache, and AXI master interface to interface with the external memory.