Table 1. AXI Global Signals Signal I/O Enablement Width Description aclk I always 1 Rising-edge clock aresetn I always 1 Active-Low synchronous reset